A H.C ADDERS (32 BITMODIFIED) NOVEL ERROR DETECTION AND CORRECTION

1.Anusha Kadiyam, Asst.Professor ,2. ThirupathiRao D, SrEngineer.
1. Department of ECE, Universal College of Engineering & Technology, Guntur.
2. Department of R&D-EEE, St.Mary's Groups, Hyderabad.

Abstract— Binary addition is one of the most important arithmetic functions in modern digital VLSI systems. Adders are extensively used as DSP lattice filter where the ripple carry adders are replaced by the parallel prefix adder to decrease the delay. The requirement of the adder is that it is fast and secondly efficient in terms of power consumption and chip area. Parallel prefix adder is a technique for improving the speed of the addition. Parallel prefix adders provide a good theoretical basis to make a wide range of design tradeoffs in terms of area, delay and power. This technique is more suited for adders with wider word lengths. In this paper, a modified Parallel Prefix Han-Carlson Adder is introduced which uses different stages of Brent-Kung and Kogge-Stone adders which reduce the complexity of the adder design.

Key Words - Parallel Prefix Adders, Han-Carlson Adder, area, prefix computation, Power Consumption, delay

I.INTRODUCTION

VLSI binary adders are critically important elements in processor chips, they are used in floating-point arithmetic units, ALUs, and memory addresses program counter update and magnitude comparator [1, 2]. Adders are extensively used as a part of the filter such as DSP lattice filter [3]. Ripple carry adder is the first and most fundamental adder that is capable of performing binary number addition. Since its latency is proportional to the length of its input operands, it is not very

Useful. To speed up the addition, carry look ahead adder is introduced. Parallel prefix adders provide good results as compared to the conventional adders.

The adders with the large complex gates will be too slow for VLSI, so the design is modularized by breaking it into trees of smaller and faster adders which are more readily implemented. For large adders the delay of passing the carry through the look-ahead stages becomes dominated and therefore tree adders or parallel prefix adders are used.

High speed adders depend on the previous carry to generate the present sum. In integer addition any decrease in delay will directly relate to an increase in throughput. In nanometer range, it is very important to develop addition algorithm that provide high performance while reducing power.

Parallel prefix adders are suitable for VLSI implementation since they rely on the use of simple cells and maintain regular connection between them. We can define each prefix structures in terms of logic levels, fanout and wiring tracks. Zero or more inverters are added to each prefix cell output to minimize the delay based on this model, buffers are individually sized to minimize the delay, buffers are used to minimize the fanout and loading on gates since high fanout causes poor performance.

A modified Han-Carlson adder uses fewer number of prefix operations by adjusting the number of stages amongst Kogge-Stone and Brent-kneader and thus reduces the area required by the addercircuitry [4].

There are three stages in performing prefix computation as shown in "Fig.1" below. First is the preprocessing stage to calculate generate and propagate bit, second stage is the carry computation stage to compute the carry bit and thethird stage is the post-processing stage to compute the summit.




Fig.1 Parallel Prefix Adder Structure The graph representation of Hybrid Han-Carlson Adder isshown in Fig.2 below




Fig. 2: Graph representation of 32-bit Hybrid Han-Carlson Adder [4]

II.EXISTING WORK

The different types of parallel prefix adders available are Kogge-Stone adder, Brent-kung adder, Sklansky adder, Han-Carlson adder, Knowles adder and Ladner-Fischer Adder. These adders offer a tradeoffs among the number of stages of logic, the number of logic gates, fanout and amount of wiring between stages.

Kogge-Stone adder, Brent-kung adder and Sklansky adder are the fundamental adders. Brent-Kung uses minimal number of computation nodes which yields in reduced area but structure has maximum depth which yields slight increase in latency.

Stansky reduces the delay at the expense of increased fanout. Kogge-Stone achieves high speed and low fanout but produces complex circuitry with more numbers of wiring tracks[5]. The Knowles trees are family of network between Kogge-Stone and Sklansky with increased fanout. Lardner Fischer introduced a network between Sklansky and Brent-Kung which provides a tradeoffs between logic levels and fanout.

T. Han and D.A. Carlson presented a hybrid construction of a parallel prefix adder using two designs the Kogge-Stone construction having the best feature of higher speed and the Brent-kung construction with best feature of low area requirement. A modified Han-Carlson adder uses fewer number of prefix operations by adjusting the number


of stages amongst Kogge-Stone and Brent-kung adder and thus reduces the area required by the adder circuitry.


Fig 3.below shows a 3-dimentional taxonomy of tree adders [6]. There are three axisrepresenting thefanout, wiring tracks and logic levels and each tree is indicated by three integers (1, f, t) in the range [0, L-1]. The tree adders lie on the plane 1 + f + t = L-1, where L= log2N and indicates the number of bits. Brent-Kung, Kogge-Stone and Sklansky represent the vertices of the cube (3, 0, 0), (0, 0, 3) and (0, 3, 0) respectively. Han-Carlson, Ladner-Fischer and Knowles lie along the diagonals. Where N indicates the number of bits the variables 1, f, and t are integers in the range [0, L-1] indicating:

o Logic Levels: L+1

oFanout: 2f+1

o Wiring Tracks: 2t





To design Parallel Prefix Hybrid Han-Carlson Adder. It differs from other adder in that it can be used for large word sizes. The proposed design reduces the number of prefix operation by using more number of Brent-Kung stages and lesser number of Kogge-Stone stages. This also reduces theComplexity, silicon area and power consumption significantly.

III. IMPLEMENTATION

The designing of proposed adder architecture is done using Xilinx ISE 13.1 Tool and the complete source code for 32 bit

Implementation of proposed adder is done. The design is implemented using Spartan 6 device. The basic elements of the design are modeled as components which are independently functional. These are then wired together by means of signals to construct the structure of the adder. The

Design is implemented using the Spartan 6 device.

Studied the structure of Hybrid Han-Carlson Adder andvarious design parameters. Also studied different Prefix cellsthat are being used in the design and their equations [4] areshown belowSquare Cells : for preprocessing parallel prefix stage tocalculate generate and propagate.g= a and b & p= a xor b




Fig.4 Square cell structure

Circular cells: for computation of prefix operation $[7,8](gi. p i) \circ (gj. pj) = (gi+pi. gj, pi. pj)$





Table.1 below shows the simulation result for 32-bit Hybrid Han-Carlson Adder for different values of inputs a and b. In our test bench we have taken different values of inputs and outputs as shown below in table

IV.RESULT



V.CONCLUSION

From the above work, it is seen that the Han-Carlson adder presented a reduction in the complexity and hence provides a tradeoffs for the construction of large adders. These wide adders are useful in applications like cryptography for security purpose, global unique identifiers used as a identifier in computer software and this wide adder also provides good speed.

REFERENCES

[1] S. Veeramachaneni, M. K. Krishna, L. Avinash, P. Sreekanth Reddy, and M. B. Srinivas, "Efficient design of 32bit comparator using carry look-ahead logic," in Proceedings of the IEEE North-East Workshop on Circuits and Systems

(NEWCAS '07), pp. 867-870, August 2007.

[2] M. Nesenbergs and V. O. Mowery, "Logic synthesis of high speed digital comparators," Bell System Technical Journal, vol.38, pp. 19–44, 1959.

[3] DeepaYagain, Vijaya Krishna A and AkanshaBaliga "Design of High-Speed Adders for Efficient Digital Design Blocks",

2012.

[4] SreenivaasMuthyalaSudhakar, Kumar P. Chidambaram and Earl E. Swartzlander Jr. "Hybrid Han-Carlson Adder "The University of Texas at Austin, 2012.

[5] D. Harris, "A Taxonomy of Parallel Prefix Networks,"inProc. 37thAsilomar Conf. Signals Systems andComputers, pp.

2213–7, 2003.

[6] Neil H.E. Weste, David Harris, Ayan Banerjee, "CMOS VLSI Design," Third Edition.

[7] GiorgosDimitrakopoulos and Dimities Nikolos, "High-Speed Parallel-Prefix VLSI Ling Adders", IEEE Trans. On Computer, Vol. 54, No. 2, February 2005.

[8] DeepaYagain, Vijaya Krishna A, "High Speed Digital Filter Design using register Minimization Timing & Parallel PrefixAdders."2011