# DESIGN OF EFFICIENT HYBRID PARALLEL PREFIX ADDER

MANOJ PAVAN KUMAR KONIKI, VLSI & ES, CHEBROLU ENGINEERING COLLEGE, GUNTUR M. RAMBABU, M.TECH, ASSOCIATE PROFESSOR, ECE DEPARTMENT, CHEBROLU ENGINEERING COLLEGE

ABSTRACT: A parallel-prefix adder gives the best performance in VLSI design. However, performance of Ladner-Fischer adder through black cell takes large area. So, gray cell can be replaced instead of black cell which gives the Efficiency in Ladner-Fischer Adder. The proposed system consists of three stages of operations they are pre-processing stage, carry generation stage, post-processing stage. The pre-processing stagefocuses on propagate and generate, carry generation stage focuses on carry generation and post-processing stage focuses on final result. In ripple carry adder each bit of addition operation is waited for the previous bit addition operation. In efficient Ladner - Fischer adder, addition operation does not wait for previous bit addition operation and modification is done at gate level toimprove the speed and to decreases the area.

INDEX TERMS: Ripple carry adder, Efficient Ladner-Fischer adder, Black cell, Gray cell

#### I. INTRODUCTION

Addition operation is the main operation in digital signal processing and control systems. The fast and accuracy of a processor or system depends on the adder performance. In general purpose processors and DSP processors the addition operation addresses are taken from simple ripple carry adder. [4]

Ripple carry adder is used for the addition operation i.e., if N-bits addition operation is performed by the N-bit full adder. In ripple carry adder each bit full adder operation consists of sum and carry, that carry will be given to next bit full adder operation, that process is continuous till the N<sup>th</sup> bit operation. The N-1<sup>th</sup> bit full adder operation carry will be given to the N<sup>th</sup> bit full adder operation present in the ripple carry adder.

The 3-bit ripple carry adder is shown in Fig.1. The first bit carry is given to second bit full adder and similarly the second bit carry is given to the third bit full adder. The addition operation is performed from least significant bit to most significant bit in ripple carry adder. Configuration logic and routing resources in FieldProgrammable Gate Array.




Fig.1: Three Bit Ripple Carry Adder II LADNER-FISCHER ADDER

The Ladner-Fischer is the parallel prefix adder used to perform the addition operation. It is looking like tree structure to perform the arithmetic operation. Ladner Fischer adder is used for high performance addition operation. The Ladner-Fischer adder consists of black cells and gray cells. Each black cell consists of two AND

gates and one OR gate. Multiplexer is combinational circuit which consists of multiple inputs and a single output. Each gray cell consists of only one AND gate.P<sub>i</sub> denotes propagate and it consists of only one AND gate given in equation 1. G<sub>i</sub> denotes generate and it consists of one AND gate and OR gate given in equation 2.

$$P_i=B_i \text{ AND } B_{i-1}$$
 ----- (1)  
 $G_i=A_i \text{ OR } [B_i \text{ AND } A_{i-1}]$  ---- (2)

G<sub>i</sub> denotes generate and it consists of one AND gate and OR gate given in equation 3.

$$G_{i\text{-}1} = A_{i\text{-}2}$$
 OR  $[B_{i\text{-}2}$  AND  $A_{i\text{-}1}]$  --- (3) IIIPROPOSED LADNER FISCHER ADDER

The proposed Ladner-Fischer adder is flexible to speed up the binary addition and the structure looks like tree structure for the high performance of arithmetic operations.

Research on binary operation elements and motivation gives development of devices. Field programmable gate arrays [FPGA's] are most popular in recent years because theyimprove the speed of microprocessor based applications like mobile DSP and telecommunication. The construction of efficient Ladner-Fischer adder consists of three stages. They are pre-processing stage, carry generation stage, post-processing stage.

## **Pre-Processing Stage:**

In the pre-processing stage, generate and propagate are from each pair of inputs. The propagate gives "XOR" operation of input bits and generates gives "AND" operation of input bits. The propagate  $(P_i)$  and generate  $(G_i)$  are shown in below equations 4 & 5.

$$P_i=A_i \text{ XOR } B_i ----- (4)$$
  
 $G_i=A_i \text{ AND } B_i ----- (5)$ 

## **Carry Generation Stage:**

In this stage, carry is generated for each bit and this is called as carry generate ( $C_g$ ). The carry propagate and carry generate is generated for the further operation but final cell present in the each bit operation gives carry. The last bit carry will help to produce sum of the next bit simultaneously till the last bit. The carry generate and carry propagate are given in below equations 6 & 7.

$$C_p=P_1 \text{ AND } P_0$$
 ----- (6)  
 $C_g=G_1 \text{ OR } (P_1 \text{ AND } G_0)$  ----- (7)

The above carry propagate  $C_p$  and carry generation  $C_g$ in equations 6&7 is black cell and the below shown carry

www.ijastems.org Page 16

generation in equation 8 is gray cell. The carry propagate is generated for the further operation but final cell present in the each bit operation gives carry. The last bit carry will help to produce sum of the next bit simultaneously till the last bit. This carry is used for the next bit sum operation, the carry generate isgiven in below equations 8.

$$C_g = G_1 \text{ OR } (P_1 \text{ AND } G_0) ----- (8)$$

#### **Post-Processing Stage:**

It is the final stage of an efficient Ladner-Fischer adder, the carry of a first bit is XORed with the next bit of propagates then the output is given as sum and it is shown in equation 9.

$$S_i=P_i \text{ XOR } C_{i-1}$$
 ----- (9)

It is used for two sixteen bit addition operations and each bit carry is undergoes post-processing stage with propagate, gives the final sum.

The first input bits goes under pre-processing stage and it will produce propagate and generate. These propagates and generates undergoes carry generation stage produces carry generates and carry propagates, these undergoes post-processing stage and gives final sum. The step by step process of efficient Ladner-Fischer adderis shown in Fig.5.




Fig.5: Block Diagram

The efficient Ladner-Fischer adder structure is looking like tree structure for the high performance of arithmetic operations and it is the fastest adder which focuses on gate level logic. It designs with less number of gates. So, it decreases the delay and memory used in this architecture.

The efficient Ladner-Fischer adder isshown in fig.6 which improves the speed and decrease the area for the operation of 8-bit addition. The input bits  $A_i$  and  $B_i$  concentrates on generate and propagate by XOR and AND operations. These propagates and generates undergoes the operations of black cell and gray cell and gives the carry  $C_i$ . That carry is XORed with the propagate of next bit, that gives sum.




Fig.6: 8-Bit Efficient Ladner-Fischer Adder

the less delay and less memory for the operation of 16-bit addition. The properties of the operations are evaluated in parallel and accept the trees to overlap which leads to parallelization.




Fig.7: 16-bit Efficient Ladner-Fischer Adder

The architecture of 16-bit Efficient Ladner-Fischer adder is shown in Fig.7. The logical circuit is using multiple adders to find the sum of N-bit numbers. Each addition operation has a carry input  $(C_{in})$  which is the previous bit carry output  $(C_{out})$ .

Research on binary addition motivates gives development of devices. Many parallel prefix networks describe the literature of addition operation. The parallel prefix adders are Brent-kung, Kogge-stone, ladner-Fischer, Sklansky, etc,. The fast and accurate performance of an adder is used in the very large scale integrated circuits design and digital signal processors.

## IV SIMULATION RESULTS

The Efficient Ladner-Fischer adder is designed on VHDL (very high speed integration hardware description language). Xilinx project navigator 12.1 is used for synthesis. Simulation results are shown in Fig.8.

www.ijastems.org Page 17

							3,158.507 ns	
Name	Value	1,000 ns	1,500 ns	2,000 ns	2,500 ns	3,000	ns	3,500 ns
▶ 🛂 a[15:0]	0100111000101110	01011010	11010110	10101010	00101010		01001110	00101110
▶ 🛂 b[15:0]	1011011100011100	00111010	10011010	01011100	00110111		10110111	00011100
iii cin	0							
Tr m	0							
▶ 🛗 p[15:0]	1111100100110010	01100000	01001100	11110110	00011101		11111001	00110010
▶ 🛗 g[15:0]	0000011000001100	00011010	10010010	00001000	00100010		00000110	00001100
▶ 🛗 u[8:0]	110001000	0000	0100	1100	0100		1100	1000
▶ 🛗 v[8:0]	001100110	0111	0011	0010	1011		0011	0110
▶ 🚟 x[5:0]	100000	000	000	X	100	000		
▶ 🛗 t[5:0]	011011	010	111	010	011		011	011
▶ 🛗 e[3:0]	0000		0	100			00	00
▶ 🛗 d[3:0]	1111	01	11	X	1	11		
▶ 🛗 n[11:0]	111111100011	011110	101001	111110	000011		111111	100011
▶ 🛗 c[15:0]	1111111000111100	01111010	10011110	11111000	00111110		111111110	00111100
▶ 🕌 s[16:0]	10000010101001010	01001010	01110000	10000011	01100001		10000010	01001010
		X1: 3.158.507 ns						
		A1. 3/130.307 IIS						

Fig.8: 16-Bit Efficient Ladner-Fischer Adder Simulation Waveform

The design of adders is done on VHDL. The memory and delay performance Efficient Ladner-Fischer adder (ELF) is shown in Table.1

Adder	Delay(ns)	Memory used(kb)
8-bit Efficient Ladner-Fischer adder	11.2	186228
16-bit Efficient Ladner-Fischer adder	12.2	188788

Table.1Delay and memory used in ELF V CONCLUSION

In this paper, a new approach to design an efficient Ladner-Fischer adder concentrates on gate levels to improve the speed and decreases the area. It is like tree structure and cells in the carry generation stage are decreased to speed up the binary addition. The proposed adder addition operation offers great advantage in reducing delay.

### REFERENCES

- [1] "Design of high speed Ladner Fischerbased carry select adder" pakkiraiah chakali, madhu kumar patnala IJSCE march 2013.
- [2] "Design and characterization of parallel prefix adders using FPGAs", Pages.168-172, march2011 IEEE.
- [3] K.Vitoroulis and A.J. Al-Khalili, "performance of parallel prefix adders implemented with FPGA technology," IEEE Northeast Workshop on circuits and systems, pp.498-501, Aug. 2007.
- [4] "High-Speed Parallel-Prefix VLSI Ling Adders" Giorgos Dimitrakopoulos and Dimitris Nikolos Feb. 2005.
- [5] S.Knowles, "Afamily of adders," Proc. 15 Symp. Comp. Arith.,pp. 277-281, June 2001.
- [6]I. Sutherland, R. SproullandD. Harris, LogicalEffort,SanFrancisco:MorganKaufmann,1999.
- [7]R.BrentandH.Kung, "Aregularlayoutforparalleladders," IEEETr ans. Computers, vol. G-31, no. 3, pp. 260-264, March 1982
- [8] R.E. Ladner and M.J. Fischer, "Parallel Prefix Computation," J. ACM, vol. 27, no. 4, pages 831-838, Oct. 1980.
- [9] P.Kogge and H.Stone,"A Parallel algorithm for the efficient solution of a general class of recurrence relation," IEEE transactions on computers, vol. c-22, no.8, pp.786-793, Aug 1973.

[10]J.Sklansky, "Conditional sum addition logic," IRE Trans. Electronic Computers, vol. EC-9, pp. 226-231, June 1960.

www.ijastems.org Page 18