Global Adaptive Algorithm for Symmetry of Spatial and Temporal Localities in Flash Based Memory Systems

 S.M Shamsheer Daula, Asst Professor, ECE Dept, G Pulla Reddy Engg College(Autonmous), Kurnool, A.P, India, 518007, Email: shamsheerdaula@gmail.com
 Dr. K E Sreenivasa Murthy, Principal, Sri Sai Institute of Technology, Raichoti, Kadapa Dt, A.P, India-516269,Email: kesmurthy@rediffmail.com

Abstract -Design and efficiency of a system always maintain a trade-off relation. The data cache level have come with an introduction of reducing the addressing time to locate the effective storage, which directly shows a proportionality in time and energy access. However, at stages of mapping the level of expected speed reduces due to overwhelmed page clusters or repeated called and pending access layers. Many replacement approaches have shown their essence in improvising the mapping standards. This work has three level of presentations, the first and second choose a choice of prominent algorithm in mapping speed with symmetric reading and writing speeds in both spatial & temporal localities and other to show energy reduction by showing speed enhancement. The techniques are near to precise in lowering and minimizing the access times of addressing during the cache handling. This allows suitable energy reduction with very least performance challenges. The results are given with comparisons of various algorithms and energy utilization. Key Words: APCLRU, WBLRU, GASST Clock selection, FTL, TLB, NAND Flash memory, Control Block, Advanced Processors.

I.INTRODUCTION

The performance of embedded systems are observed by many aspects. One of the most important method is memory management. Various framing methodologies have been proposed to explore the comparisons among design and performance evaluation of effect of memory in increasing the efficiency of the advanced embedded processors.[8][9]Some variations are been observed in current processors due to their deterministic nature. The methods studied in the proposed representation have advantages which are suitable for different application fields. In comparative cases, their usage challenges the performance of the WCET worst-case execution time estimates, which is mandatory in real-time systems to prove that the timing constraints of the system are met. For some applications with high reliability requirements, e.g., in Telecommunication switching, it is not suitable to identify erroneous data only at the time, when the data or information are explicitly needed. In contrast, degrading factors for the read and write should be detected as early as possible to allow for recovery before the data are requested by the system. Flash memory is equipped with a write buffer to improve its write performance. [12]. A Flash Translation Layer of cache is integrated into the Flash based memory controller [1] [4] [7]. However, when it comes to the concept in the flash translation layer in the given representation can be any kind of block-mapping- or hybrid-mapping- based FTLs, such as BIST-aided scan test and FAST.

II. RELATED WORK:

The figure 1 represents the cached and non-cached arrangements of the accessible memory section. It is given with an intention by the authors that memory paging and access mechanisms stand as the basic knowledge for the untold explanations.

	Segment	Description	
Non-Cached	15	Internal Peripheral Space, CSFR, etc.	
	14	External Peripheral Space	
	13	DMI Ram, (PMI mirror)	
Non-Cached	12	PMI (SPRAM Ram)	
Non-Cached	11	FPI space Reserved	
	10	Global Memory Mirror od segment 8 (PMU, External mem).	
Cached	9	FPI space Reserved	
	8	Global Memory (PMU.	
	7	Reserved (MMU space)	
	•		
	0	Reserved (MMU space)	

Figure 1: Basic Blocks of Memory Allocations for Processor Access.

Plenty of management methodologies have been proposed [11], [19] on virtual memory regarding for Flash-based memories in embedded systems. On the basis of providing secondary memories with respect to devices like hard disks, many approaches including optimal method, stack method and least and most significant recently used page method, show their effect [2],[5][10]. The least recently used (LRU) algorithm when compared is mostly used as the replacement algorithm. However, when Flash memory is applied as the secondary storage, an asymmetry arises inread and write operations. The time taken in representing a read operation is far less when stated in a row of comparison with write operation. When a write operation is initiated the availability of empty spaces is

more required, so basically a search for empty block or locality is done and if it suffers through any unavailability then clearing of any level of pages or cluster or block is done. The approaches like buffer aware algorithm, clean first less used algorithm have their own benefits and flaws but they improve the system performance by reducing the number of write activities on the Flash memory. The write buffer to make it not only improve the performance but also work seamlessly with the management approach of virtual memory. Finally, the performance of these two designed approaches is evaluated.

IIIPROPOSED WORK:



Figure 2: Alternate Block Mode Logic.

Temporal locality tells that a called page may be reused once again and the pages related to the called page could be mapped in the near future, their reference is held in spatial locality. A figure 2 above suggest the alternate block mode [ABM] to manage the spatial and temporal access localities.[3],[17],[13],[14]. A global adaptive symmetry of spatial and temporal management [GASSST] methology, is proposed to manage the ABMs. The logical arrangement in shown made possible by introducing the suitable multiplexers at required levels.[21],[22],[9] Same as CFLRU, this approach sets the window size statically. It is shown bypre-executingall the applications while setting static or dynamic window size from 10% to 100% of virtual memory and identify the best results for all the target applications.

Algorithm

1: **APCLRU**(P_i , data) 2: **if** buffer cache has free area **then** 3: $Add_To_Write_Buffer(P_i, data)$; 4: **else** 5: V ictim_Cluster _Select(); 6: $Add_To_Write_Buffer(P_i, data)$; 7: **end if** 8:

Input

C S-Cluster Set; $C S_{\text{limit}}$ -The maximal number of clusters in the write buffer; NC_{CS} -The number of clusters in the write buffer; **Output:** P_{victim} -Virtual Memory Page; **while** no page selected yet **do** // Select one page in virtual memory to evict. $P_0 \leftarrow \text{the LRU page is in the window;}$ **if** P_i is a clean page **then** Evict P_i ; **return** P_i ; **end if**

ASSERT($P_i \in C_i$);

if
$$(C_i \subseteq C S_N C_{CS} < C S_{\text{limit}})$$
 then
Write P_i back to the write buffer;
if (Write Buffer is full && NC_{CS}
 $C S_{\text{limit}} - -;$
end ifreturn P_i ;
else
 $P_i \leftarrow$ the next LRU page in the window;
end if
end while

The result is selected with the minimal additional overheads on Flash memory as the best result. The additional overheads include erase operations, read operations, and copy operations during garbage collection the Flash memory. With this approach, a suitable window size for the target application can be identified.

IV METHODOLOGY:

For the description of the proposed scheme, it is denoted with n the number of stages of the ABM that can perform ones complement addition and with k the number of bits of the RAM word (hence k<n). The purpose of the proposed scheme is to assure that the contents of the register will be equal to a specific value (i.e. ,,11 ...1) at the end of the test. In order to assure this, the (n-k) highorder inputs of the ALU are appropriately driven by the all-1 or all-0 value.

It should be noted that, if the GASST algorithm is symmetric, then the inputs driven to the response verifier and data it should be noted that, if the March algorithm is symmetric, then the inputs driven to the response verifier and data generator during consecutive block elements, are complementary [13]. This approach is designed to improve the performance of Flash-memory-based systems. Unlike previous work, where virtual memory and write buffer managements are designed separately, this paper proposed a new replacement algorithm for virtual memory, which cooperates with the write buffer and reorders the write sequences sent to the write buffer.

H/M	Action
0	Add a cluster, $C S C_i$, NC_{CS} + +
0	Replace a cluster, $C_i \leftrightarrow C_i$
1	Remove a cluster, $C S - C_i$, NC_{CS}
1	No action

Table I: Hit /Miss in cluster handling in CB

A replacement algorithm on the buffer management of write operations was also proposed to work effectively with the proposed approach in virtual memory.

The assigned ABMs maintain a virtual control block arrangement, where the defining, operating and deleting of control blocks can happen based on the hit and miss strategies.

- ➢ Load old CB into Flash
- Activate RAM
- ➢ Erase Data
- Copy CB
- ➢ Erase CB(old)+ASW00

- Program ABM Flash CB
- Checksum of CB
- ➢ Mark new CB as valid

The instruction present in the queue of the CB will be still needed to be moved to the data cache also with providing a solution to the delay problems. This rises an issue of more load on performance treated as penalty to the performance. When it makes a greater difficulty in finding an empty space but the padding methodology shows some improvising effect. When page in the ABM is available to be processed while the needed location is away, a side route method helps the information buffer and send the pages to the write buffer, APCLRU works seamlessly with WBS since WBS may prematurely evict dirty pages from the virtual memory to the write buffer.[9],[12] GASST has better I/O performance (measured in milliseconds) than BPLRU and CLC in most cases. WBLRU shows significant improvement over LRU, CFLRU, and CFDC.Some other approaches, such as CCFLRU [22] and LRU-WSR [19], are orthogonal to the proposed approach.

Proposed Algorithm:

FUNCTION 1: ADD TO Control BUFFER $(P_i, data)$ if $C_i \subseteq C S$ then Write P_i to the cluster; Write P_i to C_i ; Move this cluster to MRU control position; end if *chance_tag* \leftarrow FALSE; **FUNCTION 2: Control CLUSTER SELECT()** 1: $C_i \leftarrow$ the APCLRU cluster in the write buffer; 2: while C_ido 3: if C_i is large cluster _ chance_tag is set then 4: Flush C_i to Flash memory; 5: $C S \leftarrow C S - C_i$; return C_i ; 6: else 7: *chance_tag* \leftarrow TRUE; $C_i \leftarrow$ the next APCLRU cluster; 8: end if 10: 11: end while

The figure 3 shown above the flow of the references made under each of the control block. The portion of the SPM that remains unallocated after the pinned code section has been loaded constitutes the execution buffer. The execution buffer resembles a software cache for paged code. To arrange the order wise or sequential allocation and as well as the deallocation of information page to the execution level, both are seen with a logical division into uniformly-sized pages. The minimal allocation unit is thus one page, however, paged functions may consist of multiple pages. It loads the requested function from external memory into the execution buffer. The entry in the page codetable is changedto the function residing in the execution buffer by creating a new control block.



Figure 3: Work flow of the control block.

V COMPARISON ANALYSIS

At selected sizes of memories the given results out show the Comparisons and staged results for the algorithms at size of 16 MB data cache. It is assumed to be a hybrid mapping approach as selected in figure 3, as it has better tradeoffs between the mapping table size and Flash memory performance. The Table I is presented taking into consideration the correlation between write patterns and merge operations in hybrid FTL, the goal can be enhanced algorithm proposed is to organize the write buffer in a way that produces suitable write patterns for FTL to increase the possibility of switch merge operations and reduce the possibility of full merge operations.



Figure 4: Comparisons at various memory sizes

As the size of cache allocation increases the functionality of APCLRU and Proposed methodology prove efficient with more spatial and temporal locality handling improvement in the proposed method can be observed by the decrease in no of erase counts prominently.

S No	Algorithm	APCLRU	Proposed
	Parameter		Method
1.	Program		
	Erase Power	3.6 V	3.6V
	Supply		
2.	Flash timing	257 KHz	456 KHz
	generator		
	frequency		
3.	Mass Erase	90 µs	15 µs
	Time		
4.	Block Erase	20 µs	3.75 µs
	Time		

Table II: Frequency to time relation of erase time

The tabulated results are obtained by the calculation of some fixed blocks and variable cluster sizes. The results propose an approximate elevation in the performance of the new methodology, with increase in efficiency with increase in the size of memory. Table II attributes are performed with experimental arrangement by loading blocks with address and data values and their linked localities are deviated from block to block and in other case the cluster link is enhanced putting emphasize on how could be access speed in the linked clusters to justify the spatial locality access.

VI CONCLUSION

With an overall idea of improving the memory management in flash based embedded systems, this paper focusses on an approach to enhance the access time by reducing the miss ratio and increasing the hit ratio with more and fast clearances in the cluster and block regions. Besides justifying the earlier methods and embarking the improvements over them is emphasized. The complete write buffer management suits the new approach in minimizing the delay time spent only to find a free write space. The FTL logic is seamlessly addressed through control block management. The theme point is sorted out experimentally as to maintain a symmetry in the read and write spees the flash storage systems.

REFERENCES

- T. Parker, J. Zang, Kang, J.-S. Kim, and J. Lee, "WBLRU: A replacement algorithm for flash memory," in *Proc. Int. Conf. Compil., Arch. Synth. Embed. Syst.*, 2008, pp. 234– 241.
- [2] L. Shi, J. Li, C. J. Xue, C. Dang, and X. Mhou, "CFLRU:A unified write cache management for flash memory," in *Proc. ACM Int. Conf. Embed. Softw.*, 2011, pp. 339–348.
- [3] J. Mik, J. M. Kate, S. Hon, S. L. Min, and Y. Cho"A space-efficient flash translation layer for compact flash systems," *ACM Trans. ComputeElect.*, vol. 48no. 2, pp. 366– 375, May 2010.
- [4] S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, Song, "A log buffer-based flash translation layer using fullyassociative sector translation," *IEEE Trans. Embedded. Syst.*, vol. 6, no. 3, pp. 1–12, 2007.
- [5] S. Kang, S. Park, H. Jung, H. Shim, and J. Cha, "Performancetrade-offs in using NVRAM write buffer for

flash memory-based storage devices," *IEEE Trans. Comput.*, vol. 58, no. 6, pp. 744-758, Jun. 2009.

- [6] D. Seo and D. Shin, "Recently-evicted-first buffer replacement policy for flash storage devices," *IEEE Trans.Consumer Electron.*, vol. 54, no. 3, pp. 1228– 1235,Aug. 2008.
- [7] 7. J. Seol, H. Shim, J. Kim, and S. Maeng, "A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks," in *Proc. Int. Conf. Compil., Arch., Synth. Embed. Syst.*, 2009, pp. 137–146.
- [8] X.-Y. Hu, E. Eleftheriou, R. Haas, I. Iliadis, and R. Pletka, "Write ampli- fication analysis in flash-based solid state drives," in *Proc. SYSTOR: Israeli Experim. Syst. Conf.*, 2009, pp. 1–9.
- [9] Shamsheer Daula, Dr K E Sreenivasa Murthy "Assymetric Read/ Write memory management" International Conference, IEEE Section, A.P, 2014.
- [10] 10.O. Neil, J. Swift, G. Lenz "Flash based storage managementwith cache handling" in *IEEE Trans. Comput.*, vol. 8, no. 46, pp. 74–78, Feb. 2009.
- [11] S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, and J. Lee, "CFLRU: A replacement algorithm for flash memory," in *Proc. Int. Conf. Compil., Arch. Synth. Embed. Syst.*, 2006, pp. 234–241.
- [12] L. Shi, J. Li, C. J. Xue, C. Yang, and X. Zhou, "EXLRU:A unified write buffer cache management for fmemory," in *Proc. ACM Int. Conf. Embed. Softw.*, 2011 pp. 339–348.
- [13] J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho, "A spaceefficient flash translation layer for compactflash systems,"*IEEE Trans. Consumer Electron.*, vol. 48, no. 2, pp. 366–375, May 2002.
- [14] S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Trans. Embed. Comput. Syst., vol. 6, no. 3, pp. 1–18, 2007.
- [15] S. Kang, S. Park, H. Jung, H. Shim, and J. Cha, "Performance trade-offs in using NVRAM write buffer for flash memorybased storage devices," *IEEE Trans. Comput.*, vol. 58, no. 6, pp. 744–758, Jun. 2009.
- [16] D. Seo and D. Shin, "Recently-evicted-first buffer replacement policy for flash storage devices," *IEEE Trans. Consumer Electron.*, vol. 54, no. 3, pp. 1228–1235, Aug. 2008.
- [17] J. Seol, H. Shim, J. Kim, and S. Maeng, "A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks," in *Proc. Int. Conf. Compil., Arch., Synth. Embed. Syst.*, 2009, pp. 137–146.
- [18] X.-Y. Hu, E. Eleftheriou, R. Haas, I. Iliadis, and R. Pletka, "Write ampli-fication analysis in flash-based solid state drives," in *Proc. SYSTOR: Israeli Experim. Syst. Conf.*, 2009, pp. 1–9.
- [19] H. Jung, H. Shim, S. Park, S. Kang, and J. Cha, "LRU-WSR: Integration of LRU and writes sequence reordering for flash memory," *IEEE Trans. Consumer Electron.*, vol. 54, no. 3, pp. 1215–1223, Aug. 2008.
- [20] Y. Ou, T. Härder, and P. Jin, "CFDC: A flash-aware replacement policy for database buffer management," in *Proc. 5th Int. Workshop Data Manage. New Hardw.*, 2009, pp. 15–20.
- [21] L. Shi, C. J. Xue, and X. Zhou, "Cooperating write buffer cache and virtual memory management for flash memory based systems," in *Proc. 17th IEEE Real-Time Embed. Technol. Appl. Symp.*, Apr. 2011, pp. 147–156.
- [22] Y. Ou, T. Härder, and P. Jin, "CFDC: A flash-aware replacement policy for database buffer management," in *Proc.* 5th Int. Workshop Data Manage. New Hardw., 2009, pp. 15– 20.
- [23] L. Shi, C. J. Xue, and X. Zhou, "Cooperating write buffer cache and virtual memory management for flash memory based systems," in *Proc. 17th IEEE Real-Time Embed. Technol. Appl. Symp.*, Apr. 2011, pp. 147–156.