Design An Energy Efficient P.D Encoder And Decoder

1. S FARJANA, 2. B BALOJI NAIK

1,2. Electronics And Comunication Engineering, Sai Tirumala N.V.R Engineering College

ABSTRACT:

The area and power has become an important design criterion in modern system designs, especially in portable battery-driven applications. A significant portion of total power dissipation is due to the transitions of the gates. There are many encoding schemes in the literature that achieve a huge reduction in transition activity on the instruction address bus. However, on data and multiplexed address buses, none of the existing schemes consistently achieve significant reduction in transition activity. In this paper, P.D encoder and decoder are proposed that significantly reduce transitions on these buses without adding redundancy in space or time. Also, for applications with tight delay constraints, configurations with minimal delay overhead while still achieving significant reduction in transition activity are proposed. The proposed schemes are then compared with the existing schemes. It is seen that on an average, the reductions achieved by P.D encoder and decoder techniques better than existed technique.

Key words: Network on Chip; Low power; Data encoding; Coupling capacitance; Power analysis

I.INTRODUCTION

In accordance with Moore's law density of transistors doubles every 18 months and currently we all know that there are millions of FETs on a single chip is known as VLSI. Integrating these FETs combine together to perform set of operations and applications such as DSP, Communications, Robotics and medical filed. Continuous improvements in semiconductor technology make it possible that a whole computing system comprising processors, memories, accelerators, peripherals, etc. can now be integrated in a single silicon die. This trend has been favoured thanks to the definition of new design methods which stress the reuse of pre-designed and preverified modules in the form of intellectual properties (IPs or cores).

We focus on technique aimed at reducing the area and delay dissipated by the network links. In fact, the area and delay dissipated by the network links is as relevant as that dissipated by routers and network interfaces (NIs) and their contribution is expected to increase as technology scales. In particular, we present a set of data encoding schemes operating at flit level and on an end-to-end basis, which allows us to minimize both the switching activity and the coupling switching activity on links of the routing paths traversed by reducing the number of gates.

In our P.D encoding technique, all possible input symbols are assigned codes. For every input symbol, the corresponding encoding is transmitted and the codes are adapted based on the current input symbol and current encodings.

II.PROPOSED WORK

The proposed encoding architecture, the body flits are grouped in w bits by the NI and are transmitted via the link. In our approach, spare bits of the link are used for the inversion bit, which indicates if the flit traversing the link has been inverted.

The modified encoding logic E, which is integrated into the NI, is responsible for deciding if the inversion should take place and performing the inversion with less number of gates. To make the decision, the previously encoded flit is

compared with the current flit being transmitted. We will reduce the number of transitions between the most frequently accessed address ranges by assigning them the codes with minimal Hamming distance. Both the encoder and decoder initialize with the same symbols in the same positions. Once a symbol is processed, the encoder outputs its position and then the symbol is shifted. All the codes that from the position 0 until the position of the symbol being coded are moved to the next higher position. This simple scheme assigns codes with lower values for more redundant symbols. The proposed block diagram of decoder is shown below Fig. 2.




Fig. 1 Proposed Encoder Block Diagram

As we observe that the architectures are shown for both encoder and decoder are similar but the inputs and outputs are different. The encoder input is body flit and spare bit, the body flit is the input and spare bit is used for inversion bit at the output of encoder similar to that an body flit of data is also produced. The output of encoder is given to input as decoder the final output is produced at body flit at decoder output block.




Fig. 2 Proposed Decoder Block Diagram




Fig. 3 Architecture of Encoder

The proposed encoder architecture is shown in fig. 3. Here the number of gates using in the module are redused 4 OR gates & 4 AND gates used in T1,T2 blocks. Only 4 AND gates ,4 OR gates used in module block. 4 XOR gates are used at the output.

Here 2 AND gates, 3 OR gates are redused then the power consumption is also redused. The speed of the operation will be incressed. The encoder output is given to input as decoder then the final output will displayed. The partial architecture of encoder and decoder is shown in figures. The decoder architecture is shown below fig. 4.




Fig. 4 Architecture of Decoder

III.RESULTS

Name	Value 1,99	9,995 ps	1,999,996 ps 1,999,99	7 ps 1,999	1220100	1,999,999 ps
b(15:0)	0000000000		000000000	010101		
▶ 🖬 m[26:1]	0000000001		000000000000000000000000000000000000000	000000000000000011		
n[26:1]	0000000000		000000000000000000000000000000000000000			
 dm(26:1) 	01110010011		011100100110010			
 dn[26:1] 	10001101100		100011011001101			
<[15:0]	0000000001		00000000			
f[15:0]	10001100101		1000110010			
t[15:0]	000000000		000000000			
 dc[15:0] df[15:0] 	1111111110		111111110			
dt[15:0]	00000000010		000000000			
e[16:0]	01000110011		0100011001			
d[15:0]	0000000000		000000000			
a[15:0]	10001100101		1000110010			
h[15:0]	01110011010		0111001101	1001110		
Name	Value	1,000 ns	1,500 ns	2,000 ns	, 2,5	00 ns
Name	Value 00000010101	- المراجع	1,500 ns		2,5	
		000		X 0		01101
b [15:0]	00000010101	00000000	0000000010101	000000	0000010101	01101 000001111
b[15:0]	00000010101	00000000	00000000010101 0010000000000000011	000000	0000010101	01101 000001111 110110000
b[15:0] m m[26:1] m n[26:1]	00000010101	000 00000000 00000000 01110010	00000000010101 001000000000000011 000000	000000000000000000000000000000000000000	00000 10 10 1 0000 100 00 0000000 0 1	01101 000001111 110110000 000000000
b[15:0] m[26:1] m[26:1] m[26:1] m[26:1]	00000010101 00000000000 00000000000 001100100	000 00000000 00000000 01110010 10001101	00000000010101 001000000000000011 000000	000000000000000000000000000000000000000	00000 10 10 1 0000 100000 00000000 0 1 1000 100000	01101 0000001111 110110000 000000000 001001
b[15:0] m m[26:1] m n[26:1] m dm[26:1] m dn[26:1]	00000010101 00000000000 00000000000 001100100	000 00000000 00000000 01110010 10001101 000	00000000000000000000000000000000000000	000000000000000000000000000000000000000	0000001010101 0000010000000000 00000000	01101 000001111 110110000 000000000 001001
b[15:0] m[26:1] m[26:1] dm[26:1] dm[26:1] cm dn[26:1] cm c[15:0]	00000010101 00000000000 00110010001 110011011	000 00000000 00000000 01110010 10001101 0000 1000	00000000010101 00100000000000000011 000000	0000000 0000000 001100 1100110 00	000000101010 000000000000000 0000000000	01101 0000011111 110110000 000000000 001001
b(15:0) c m n(26:1) c m n(26:1) c m dm(26:1) c m dn(26:1) c m dn(26:1) c m f(15:0) c m f(15:0)	00000010101 00000000000 0010010001 110011011	00000000 00000000 01110010 10001101 0000 000	00000000010101 00000000000000011 001000000	0000000 0000000 0001000 1100110 0000000 0001000 1100110 000000	00000010101 00000000000000000000000000	01101 000001111 110110000 000000000 001001
b[15:0] b[15:0] b[26:1] b[2	00000010101 00000000000 00100100000 001100100	000000000 000000000 01110010 10001101 0000 1000 1000 1000 1000	, 0000000010101 0010000000000000000011 000000	0000000 0000000 0001100 1100119 00 1100119 00 1100119 00 1100119	00000000000000000000000000000000000000	01101 000001111 110110000 000000000 001001
 b[15:0] m m[26:1] m m[26:1] m dm[26:1] dm dm[26:1] dm c[15:0] t[15:0] t[15:0] dc[15:0] 	00000010101 00000000000 00110010001 110011011	000 00000000 01110010 10001101 000 1000 1000 100 1000 100 100	, 1010-11, 1000 000000010101 001000000000000000	0000000 0000000 0001100 110011/ 00 1110011/ 00 100000000	00000010101 00000000000000000000000000	01101 000001111 110110000 000000000 001001
 b(15:0) m n(26:1) m n(26:1) m n(26:1) m n(26:1) m n(26:1) m n(16:1) m n(16:1)<!--</td--><td>00000010101 0000000000 00110010001 110011011</td><td>000 00000000 01110010 10001101 000 1000 1000 100 100 000 000 000 000 000</td><td>, 1017-7, 1, 1, 0000000000000000000000000000000</td><td>000000 000000 001100 1100110 00 00 1100110 00 1100110 00 1100110 00 1100110 00 1100110 00 0</td><td>00000010101 00000000000000000000000000</td><td>1 1 1 01101 1000001111 110110000 00000000</td>	00000010101 0000000000 00110010001 110011011	000 00000000 01110010 10001101 000 1000 1000 100 100 000 000 000 000 000	, 1017-7, 1, 1, 0000000000000000000000000000000	000000 000000 001100 1100110 00 00 1100110 00 1100110 00 1100110 00 1100110 00 1100110 00 0	00000010101 00000000000000000000000000	1 1 1 01101 1000001111 110110000 00000000
 b) [15:0] c) m [26:1] c) m [26:1] c) m [12:1] c) m [12:0] c) m [11:0] 	0000010101 0000000000 0010010000 11001100100	000 00000000 001110010 10001101 0000 1000 1000 1000 1000 0000 01111 1111 0000 01000	101011 101 100000000000000	000000 000000 001100 1100110 00 00 1100110 00 1100110 00 1100110 00 1100110 00 0	0000010101 000000000000000000000000000	0 1101 000000 1111 110 110000 0000000000
• •	00000010101 00000000000 0010010001 10001101001 1000111000 000000	000 00000000 001110010 10001101 0000 1000 1000 1000 1000 0000 01111 1111 0000 01000	the second	000000 000000 001100 1100110 00 00 1100110 00 1100110 00 1100110 00 1100110 00 0	1 1 000000 1010 1 000000 10000000 0 00000000	0 1101 001000 1111 110 110000 0000000000

Fig. 5 Output waveforms

The output waveforms are shown in fig 5 and comparison table is shown below.

Table 1: Comparison table

EXISTED SYSTEM	PROPOSED SYSTEM
16.8ns	15.5ns
187760kb	187504kb
	16.8ns

CONCLUSION

P.D encoder and decoder are proposed that significantly reduce transitions on these buses without adding redundancy in space or time. Also, for applications with tight delay constraints, configurations with minimal delay overhead helps to achieved significant reduction in transition activity are proposed. The proposed schemes are then compared with the existing schemes. It is seen that on an average, the reductions achieved by P.D encoder and decoder techniques better than existed technique.

REFERENCES

[1]Nima Jafarzadeh, Maurizio Palesi, *Member, IEEE*, Ahmad Khademzadeh, and Ali Afzali-Kusha, *Senior Member, IEEE*" Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip" IEEE transactions on very large scale integration (vlsi) systems, vol. 22, no. 3, march 2014

[2] M. S. Rahaman and M. H. Chowdhury, "Crosstalk avoidance and errorcorrection coding for coupled RLC interconnects," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2009, pp. 141–144.

[3] W. Wolf, A. A. Jerraya, and G. Martin, "Multiprocessor system-on-chip MPSoC technology," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 10, pp. 1701–1713, Oct. 2008.

[4] L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," *Computer*, vol. 35, no. 1, pp. 70–78, Jan. 2002.

[5] S. E. Lee and N. Bagherzadeh, "A variable frequency link for a poweraware network-on-chip (NoC)," *Integr. VLSI J.*, vol. 42, no. 4, pp. 479–485, Sep. 2009.

[6] Baba S Fariddin and Vargil E Vijay. "Design of Efficient 16-Bit Parallel Prefix Ladner - Fischer Adder". International Journal of Computer Applications 79(16):10-14, October 2013.

[7] D. Yeh, L. S. Peh, S. Borkar, J. Darringer, A. Agarwal, and W. M. Hwu, "Thousand-core chips roundtable," *IEEE Design Test Comput.*, vol. 25, no. 3, pp. 272–278, May–Jun. 2008.